Characterizing and Optimizing the Performance of Multithreaded Programs Under Interference

Yong Zhao, **Jia Rao** The University of Texas at Arlington Qing Yi University of Colorado Colorado Springs

PACT 2016@Haifa, Israel

Cloud Computing

Cloud computing, powered by warehouse-scale data centers, provides users with abundant parallelism and potentially unlimited scalability

- Characteristics
 - Virtualization
 - Scalability and elasticity
 - Economy of scale





Google Cloud Platform

- Multi-tenancy and workload consolidation

Ideal for Running Parallel Programs

General Purpose

Model	vCPU	Mem (GB)	Model	vCPU	Mem (GB)
t2.nano	1	0.5	m4.large	2	8
t2.micro	1	1	m4.xlarge	4	16
t2.small	2	2	m4.2xlarge	8	32
t2.medium	2	4	m4.4xlarge	16	64
t2.large	2	8	m4.10xlarge	40	160

(Use Cases: small databases, data processing tasks, cluster computing etc.)

Compute Optimized

Model	vCPU	Mem (GB)	
t2.nano	2	3.75	
t2.micro	4	7.5	
t2.small	8	15	
t2.medium	16	30	
t2.large	36	60	

(Use Cases: HPC applications, batch processing, distributed analytics etc.)

Memory Optimized

Model	vCPU	Mem (GB)
x1.32xlarge	128	1952

(Use Cases: HPC applications, Apache Spark, Presto etc.)

— From https://aws.amazon.com/ec2/instance-types/

Parallel Performance in the Cloud

Suboptimal and **unpredictable** performance due to multi-tenant interference



Related Work

- Reducing sync delays
 - BWS [USENIX ATC' 14]
 - Demand-based coordinated scheduling [ASPLOS' 13]
 - Balancing scheduling [EuroSys' 13]
 - Adaptive scheduling [HPDC' 11]
 - Lock-aware scheduling [VM' 04]
 - Relaxed co-scheduling [VMWare]
- Modeling shared resource contention
 - numerous excellent work: Qureshi et al., [MICRO'06], Suh et al., [HPCA'02], Tam et al., [ASPLOS'09], Chandra et al., [HPCA'05], Guo et al., [SIGMETRICS'06], Iyer et al., [SIGMETRICS'07], Moscibroda et al., [USENIX Security'07], Mutlu et al., [MICRO'07, ISCA'08], Blagodurov et al., [TOCS'10], Xiang et al., [ASPLOS'13]

Our Focus

Why parallel performance is so difficult to reason about under interference?

Parallel programs are complex

- Parallel models
- Synchronization methods
- User-level work assignment
- Inter-thread data sharing

Interference is dynamic

- Contention on the memory hierarchy
- Contention on CPU cycles
- Interplays between the two

We focus on studying how parallel programs respond to interference

Synthetic Interferenes

- The effects of interference
 - Slowdown individual parallel threads
 - Cause asynchrony among threads
- Synthetic interferences to abstract these effects
 - Slowdown threads -> reducing CPU allocations
 - Asynchrony -> stoping threads at different times
- Synthetic Interferences: **zero** memory footprint, **controllable**
 - **Persistent:** simple while(1) CPU hog
 - **Periodic:** demands CPU at regular intervals otherwise stays idle (10ms busy 10ms idle)
 - **Intermittent:** demands CPU at irregular intervals (busy periods randomly selected from 1ms to 40ms, idle periods match the busy periods at each interval)

Profiling Parallel Performance

- Decomposing parallel runtime
 - **compute** computation + memory access time
 - **sync** blocking or spinning time
 - **steal** time that the multi-tenant system is serving other users

Parallel runtime = compute + sync + steal

• Recording the performance events

Event	Description
YIELD	Voluntary yield to other vCPUs due to idling
PREEMPT	Involuntary preemption by the hypervisor
IDLE	The time pCPU in the idle state
HARDWARE Statistics	Hardware performance counters (MPKI/L2 Cache Miss/ L3 Reference etc.)

Methodology

Differential analysis

- Compare the parallel runtime breakdown under interference with that in an interference-free environment to identify the causes of performance degradation



Varying CPU Allocation

Foreground: four-thread parallel programs Background: single-thread persistent interference



 \checkmark

Compute Time Changes under Interference

Foreground: four-thread parallel programs Background: single-thread persistent interference



Parallel runtime breakdown

Reduced Data Access Time



Hardware statistics: the sum of all threads

Lessons learned

- ✓ Memory access time increases due to interprogram contentions on shared resources.
- ✓ Memory cost can **drop** due to alleviated intraprogram contentions, e.g., less coherence misses

Varying Memory Cost Under Interference



	No inter.	w/ inter.
CPU%	400%	363% (-9.2%)
Runtime	1004s	914s (+9.0%)

Case study: better sp performance with less resources



- ✓ Memory access cost changes under interference in most parallel applications
- ✓ Avoid inter-program contention and exploit the mitigation of intra-program contention in workload consolidation
- ✓ Compute time must be closely monitored to understand parallel performance

Complex Interactions with the Scheduler (1/2)

Foreground: four-thread parallel programs with **blocking** sync **Background:** four-thread interferences



Complex Interactions with the Scheduler (2/2)

Foreground: four-thread parallel programs with spinning sync **Background:** four-thread interferences



Lessons learned:

- ✓ Fine-grained scheduling helps stop spinning vCPUs in a timely manner so that the overall sync time is reduced
- ✓ Out-of-sync execution due to intermittent interference helps reduce memory access time

Online Performance Prediction

- **Objective:** predict the overall slowdown before completing the program.
- **Method:** sample parallel execution under contention and compare it to a reference profile.
- **Design:** compare the amount of *useful work* done in two samples assuming an ideal memory system with zero latency and perfect load balancing.

t_{ideal} = t_{total} - t_{steal} - t_{sync} - t_{mem} slowdown = t'_{ideal} / t_{ideal}

- ✓ t_{total} is the sampling period and t_{steal} can be directly measured
- $\checkmark~t_{mem}$ can be approximated by OFFCORE_STALL on Intel processors
- ✓ t_{sync} due to spinning is accounted using our BPI-based spin detection [PPoPP'14]
- $\checkmark\,\,t_{sync}$ due to blocking is the sum of blocked time and context switch costs

Prediction Accuracy

Prediction is based on the sum of metrics on all threads



Performance Optimizations

Insight-1: uncontrolled preemption is a major source of unpredictability and inefficiency

Delayed Preemption (DP): minimize pre-mature/involuntary preemptions

Insight-2: memory-bound programs benefit from out-of-sync execution

Differential Scheduling (DS): intentionally create out-of-sync execution with differential time slices

Delayed Preemption

- **Objective:** Maximize execution efficiency by minimizing idle time
- **Method:** temporarily delays a wakeup vCPU in the hope that the current running vCPU would voluntarily yield CPU
- **Design:** the selection of preemption delay
 - static delay: 2ms, 8ms.
 - adaptive delay: adjusting the preemption delays according to system idle time

Delayed Preemption - Results



Differential Scheduling

- **Objective:** Mitigate intra-program contention on the memory hierarchy and reduce wasteful spin time
- **Method:** create out-of-sync execution on different CPUs by assigning them different time slices
- **Design:** randomly select time slices from [10ms, 30ms] but ensure that the mean time slices on different CPUs are the same

Differential Scheduling - Results



On average, DS outperforms Xen by 32% and significantly reduces runtime variations

Conclusions

- **Objective:** uncover the causes of performance degradation and unpredictability of multi-threaded parallel programs in consolidated systems
- **Method:** synthetic interference + parallel runtime breakdown + differential analysis
- Findings:
 - Existing CPU scheduling algorithms fail to predictably and fairly allocate CPU time to programs with various demand patterns
 - The behaviors of parallel programs as a whole change under interference, e.g., placing varying pressure on the memory hierarchy or having changing overall CPU demands
- Results:
 - Identify the invariant in parallel runtime to perform **online** prediction
 - Propose two scheduling optimizations: **Delayed Preemption** and **Differential Scheduling**

Acknowledgement







Questions?