Analysis of Combinational Circuits (11)

• Power dissipation and propagation delays for several logic families (Table 2.7)

Previous slide

Next slide

Back to first slide

View graphic version