Computer-aided Design (12)
Simulation Test Inputs
- Test set: a carefully designed set of test inputs.
- For logic verification, a list of input vectors is used (time is ignored).
- For timing analysis, the time of each input change is also specified.
test set for input tabular waveform
full-adder waveform format format