Computer-aided Design (15)
Debugging a full-adder using simulation
erroneous simulation output: expanded simulation:
full-adder error in s at time 3 isolates error to n3
circuit
Previous slide
Next slide
Back to first slide
View graphic version