Computer-aided Design (19)

• Primitive Device Delay Models

  • Every primitive logic gate has an intrinsic delay.
  • A gate can be modeled as an ideal (zero-delay) gate and a transport delay element.
  • Different models of transport delays:
    • Unit/Nominal Delay
    • Rise Fall Delay
    • Ambiguous or Min/Max Delay

Previous slide

Next slide

Back to first slide

View graphic version