Synthesis of Combinational Logic Circuits (12)

• Truth Table:

  A1 A0 B1 B0 C1 S1 S0
  

0 0 0 0 0 0 0

0 0 0 1 0 0 1

0 0 1 0 0 1 0

0 0 1 1 0 1 1

0 1 0 0 0 0 1

0 1 0 1 0 1 0

0 1 1 0 0 1 1

0 1 1 1 1 0 0

1 0 0 0 0 1 0

1 0 0 1 0 1 1

1 0 1 0 1 0 0

1 0 1 1 1 0 1

1 1 0 0 0 1 1

1 1 0 1 1 0 0

1 1 1 0 1 0 1

1 1 1 1 1 0 0

• Logic equations:

S0 =

S1 =

C1 =

Previous slide

Next slide

Back to first slide

View graphic version