The Synchronous Sequential Circuit Model

Figure 8.1

Previous slide

Next slide

Back to first slide

View graphic version