Gated SR Latch

With NOR SR latch

With NAND SR latch

NAND logic diagram

(d) logic symbol

Figure 6.13

Previous slide

Next slide

Back to first slide

View graphic version