NAND SR Latch

Logic diagram

Storage mode

Reduced logic

Logic symbol 1

Logic symbol 2

Figure 6.8

Previous slide

Next slide

Back to first slide

View graphic version