Set-Reset Latch Timing Diagram

Figure 6.9

Ideal (zero-gate delay)

Actual timing with non-zero delalys

Previous slide

Next slide

Back to first slide

View graphic version