Delay Latch (D latch)

Logic symbol

NAND implementation

NOR implementation

Figure 6.15

Previous slide

Next slide

Back to first slide

View graphic version