Flip-Flops
The latch circuits presented thus far are not appropriate for use in synchronous sequential logic circuits.
The possibility of two cascaded combinational circuits feeding each other, generating oscillations and unstable transient behavior can be controlled by using a special timing control signal called a clock.
The clock can then be used to restrict the times at which the states of the memory elements may change thus preventing the unstable behavior just described.