Master-slave SR flip-flop

(a) Logic diagram

(b) Pulse-triggered device logic symbol

Figure 6.21

Previous slide

Next slide

Back to first slide

View graphic version